Two-stage S-Band LNA Development Using Non-Simultaneous Conjugate Match Technique

Achmad Munir, Yana Taryana, Mochamad Yunus, Hardi Nusantara, Mohammad Ridwan Effendi


This paper presents the development of a two-stage low noise amplifier (LNA) operating at the S-band frequency that is implemented using the non-simultaneous conjugate match (NSCM) technique. The motivation of this work was to solve the issue of the gain of LNAs designed using the most commonly used technique, i.e. simultaneous conjugate match (SCM), which often produce an increase of other parameter values, i.e. noise figure and voltage standing wave ratio (VSWR). Prior to hardware implementation, the circuit simulation software Advanced Design System (ADS) was applied to design the two-stage S-band LNA and to determine the desired trade-off between its parameters. The proposed two-stage S-band LNA was deployed on an Arlon DiClad527 using a bipolar junction transistor (BJT), type BFP420. Meanwhile, to achieve impedances that match the two-stage S-band LNA circuit, microstrip lines were employed at the input port, the interstage, and the output port. Experimental characterization showed that the realized two-stage S-band LNA produced a gain of 22.77 dB and a noise figure of 3.58 dB at a frequency of 3 GHz. These results were 6.1 dB lower than the simulated gain and 0.76 dB higher than the simulated noise figure respectively.


bipolar junction transistor (BJT); impedance matching network; microstrip line; non SCM technique; S-band frequency; two-stage low noise amplifier (LNA)

Full Text:



Pozar, D.M., Microwave Engineering, 4th ed., New Jersey: John Wiley & Sons, Inc. 2011.

Bahl, I.J., Fundamentals of RF and Microwave Transistor Amplifiers, 1st ed., New Jersey: John Wiley & Sons, 2009.

Gonzales, G., Microwave Transistor Amplifiers: Analysis and Design, 2nd ed., New Jersey: Prentice-Hall, 1996.

Lee, T.H., The Design of CMOS Radio Frequency Integrated Circuits, New York: Cambridge University Press, 2003.

Nguyen, T.K., Kim, C-H., Ihm, G-J., Yang, M.S. & Lee, S-G., CMOS Low-Noise Amplifier Design Optimization Techniques, IEEE Trans. Microw. Theory Techn., 52(5), pp. 1433-1442, 2000.

Munir, A. & Ranum, B.T., Single Stage RF Amplifier with High Gain for 2.4ghz Receiver Front-Ends, TELKOMNIKA, 12(3), pp.711-716, 2014.

Ridwan, A.M. & Munir, A., A 13.56mhz AD9850 Oscillator with E-Class Power Amplifier for Wireless Power Charging, 4th International Conference on Wireless and Telematics (ICWT) Proc., pp. 1-4, 2018.

Lai, M.T. & Tsao, H.W., Ultra-Low-Power Cascaded CMOS LNA with Positive Feedback and Bias Optimization, IEEE Trans. Microw. Theory Techn., 61(5), pp. 1934-1945, 2013.

Pongot, K., Othman, A.R., Zakaria, Z., Suaidi, M.K., Hamidon, A.H., Hamidon, J.S. & Ahmad, A., Design and Analysis High Gain PHEMT LNA for Wireless Application at 5.8ghz, International Journal of Electrical and Computer Engineering, 5(3), pp. 611-620, 2015.

Hamaizia, Z., Sengouga, N., Yagoub, M.C.E. & Missous, M., S-Band Low Noise Amplifier Using 1 μm InGaAs/InAlAs/InP pHEMT, Journal of Semiconductors, 33(2), pp. 1-6, 2012.

Liew, Y.H. & Joe, J., RF and IF Ports Matching Circuit Synthesis for a Simultaneous Conjugate-Matched Mixer Using Quasi-Linear Analysis, IEEE Trans. Microw. Theory Techn., 50(9), pp. 2056-2062, 2002.

Munir, A. & Taryana, Y., Non Simultaneous-Conjugate-Match Technique for S-Band Low Noise Amplifier Design, 35th Progress in Electromagnetics Research Symposium (PIERS) Proc., pp. 1839-1842, 2014.

Kaga, K., Li, K., Honda, K. & Ogawa, K., A Sequential Automatic Impedance-Matching Algorithm to Achieve Simultaneous Complex-Conjugate Condition in Multi-Element Antennas, IEEE International Workshop on Electromagnetics (iWEM) Proc., pp. 24-25, 2014.

Munir, A. & Maulana, Y.Y., Characterization of 2-Stage RF Power Amplifier for FMCW Radar Application, International Conference on Electrical Engineering and Computer Science (ICEECS) Proc., pp. 492-495, 2014.

Torres, F., De Matos, M., Cathelin, A. & Kerhervé, E., A 31 Ghz 2-Stage Reconfigurable Balanced Power Amplifier with 32.6db Power Gain, 25.5% Paemax and 17.9dbm Psatin 28nm FD-SOI CMOS, IEEE Radio Frequency Integrated Circuits Symposium (RFIC) Proc., pp. 236-239, 2018.

Alexander, C. & Sadiku, M., Fundamentals of Electric Circuits, 5th ed., McGraw-Hill Education, 2012.

Siemens, SIEGET25 Low Noise Amplifier with BFP420 Transistor at 2.4GHz, Application note, Rev. 2. 2007.

Infenion, BFP420 NPN Silicon RF Transistor, Data sheet. 2009.

Misra, D.K., Radio-Frequency and Microwave Communication Circuits: Analysis and Design, 2nd ed., New York: John Wiley & Sons, 2004.



  • There are currently no refbacks.

Contact Information:

ITB Journal Publisher, LPPM – ITB, 

Center for Research and Community Services (CRCS) Building Floor 7th, 
Jl. Ganesha No. 10 Bandung 40132, Indonesia,

Tel. +62-22-86010080,

Fax.: +62-22-86010051;