An Inter-Processor Communication (IPC) Data Sharing Architecture in Heterogeneous MPSoC for OFDMA

Trio Adiono, Rian Ferdian, Febri Dawani, Imran Abdurrahman, Rachmad Vidya Wicaksana Putra, Nur Ahmadi


Multiprocessor system-on-chip (MPSoC) promises better data management for parallel processing than conventional SoC. This feature is very suitable for wireless communication systems. Better data processing management can reduce resource utilization and can potentially reduce power consumption as well. Hence, this research aimed to minimize the orthogonal frequency-division multiple access (OFDMA) processing hardware by proposing a new data sharing architecture on a heterogeneous MPSoC platform that incorporates inter-processor communication (IPC), multi-processor, multi-bus, multi-frequency and parallel processing design of the medium access controller (MAC) layer. This MPSoC was designed based on a RISC processor with an AMBA multi-bus system. To achieve high throughput, the proposed MPSoC runs at two different frequencies, 40 MHz and 80 MHz. The proposed system was implemented and verified using FPGA. The verification results showed that the proposed system can work in real-time with a maximum throughput of 11 MBps using a 40 MHz system clock. The proposed MPSoC is a promising solution to perform OFDMA processing on 4G and 5G technologies.


IPC; MPSoC; multi-bus; multi-frequency; OFDMA.

Full Text:



Putra, R.V.W. & Adiono, T., Hybrid Multi System-on-Chip Architecture: A Rapid Development Design for High-Flexibility System, Proc. of 2016 Int. Conf. on Electronics, Information, and Communications (ICEIC), pp. 1-4, January 2016.

Putra, R.V.W. & Adiono, T., Hybrid Multi–System-on-Chip Architecture as Rapid Development Approach for High-Flexibility System, IEIE Transactions on Smart Processing and Computing (IEIE-SPC), 5(1), pp. 55-62, February 2016.

Wolf, W., Jerraya, A.A. & Martin, G., Multiprocessor System-on-Chip (MPSoC) Technology, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 27(10), pp. 1701-1723, October 2008.

Kliem, D. & Voight, S.O., An Asynchronous Bus Bridge for Partitioned Multi-SoC Architectures on FPGAs, Proc. of Int. Conf. on Field Programmable Logic and Applicat., pp. 1-4, September 2013.

Adiono, T., Dwiyasa, F., Sutisna, N., Samhany, H.A., Soryawan, E., Dawani, F. & Ferdian, R., Real-Time WiMAX System on Chip Design, Implementation and Field Test, Proc. of IEEJ Int. Analog VLSI Workshop (AVLSI), pp. 1-5, November 2011.

Greiner, A., Faure, E., Pouillon, N. & Genius, D., A Generic Hardware/Software Communication Middleware for Streaming Applications on Shared Memory Multi Processor Systems-on-Chip, Proc. of Forum on Specification and Design Languages (FDL), pp. 1-4, September 2009.

Ahmed, R.E., Frazier, R.C. & Marinos, P.N., Cache-Aided Rollback Error Recovery (CARER) Algorithms for Shared-Memory Multiprocessor Systems, Proc. of 20th Int. Symp. on Fault-Tolerant Computing (FCTS), pp. 82-88, June 1990.

Xiao, H., Isshiki, T., Kunieda, H., Nakase, Y. & Kimura, S., Hybrid Shared-memory and Message-passing Multiprocessor System-on-Chip for UWB MAC, Proc. of 2012 IEEE Int. Conf. on Consumer Electronics (ICCE), pp. 658-659, January 2012.

Yamawaki, A. & Iwane, M., An FPGA Implementation of a Snoop Cache with Synchronization for a Multiprocessor System-on-Chip, Proc. of Int. Conf. on Parallel and Distributed Systems, pp. 1-8, December 2007.

GRLIB IP Core User’s Manual (Rev 1.0.2), March 2009.

Adiono, T., Ferdian, R., Ahmadi, N., Dawani, F. & Abdurrahman, I., Flexible data sharing architecture of WiMAX heterogeneous Multiprocessor System on Chip, Proc. of 2015 Int. SoC Design Conf. (ISOCC), pp. 131-132, November 2015.



  • There are currently no refbacks.

Contact Information:

ITB Journal Publisher, LPPM – ITB, 

Center for Research and Community Services (CRCS) Building Floor 7th, 
Jl. Ganesha No. 10 Bandung 40132, Indonesia,

Tel. +62-22-86010080,

Fax.: +62-22-86010051;