Performance Analysis of a Reconfigurable Shared Memory Multiprocessor System for Embedded Applications

Darcy Cook, Ken Ferens


This paper presents a method to predict performance of multiple processor cores in a reconfigurable system for embedded applications. A multiprocessor framework is developed with the capability of reconfigurable processors in a shared memory system optimized for stream-oriented data and signal processing applications. The framework features a discrete time Markov based stochastic tool, which is used to analyze memory contention in the shared memory architecture, and to predict the performance increase (speed of execution) when the number of processors is varied. Performance predictions for variations of other system parameters, such as different task allocations and the number of pipeline stages are possible as well. The results of the prediction tool were verified by experimental results of a green screen application developed and run on a Xilinx Virtex-II Pro FPGA with MicroBlaze soft processors.

Full Text:



Cong, J., Han, G. & Jiang, W., Synthesis of an Application-Specific Soft Multiprocessor System, Proc. 2007 ACM/SIGDA 15th International Symposium of FPGA, pp.99-107, 2007.

John, L.K. & Liu, Y., Performance Model for a Prioritized Multiple-Bus Multiprocessor System, IEEE Transactions on Computers, 45(5), pp.580-588, May 1996.

Othman, S.B., Salem, A.K.B., Saoud, S.B., MPSoC Design of RT Control Applications based on FPGA SoftCore Processors, 15th IEEE International Conference on Electronics, Circuits, and Systems, pp.404-409, Sept. 2008.

Ravindran, K., Satish, N., Jin, Y. & Keutzer, K., An FPGA-Based Soft Multiprocessor System for IPV4 Packet Forwarding, International Conference on Field Programmable Logic and Applications, pp.487-492, Aug. 2005.

Bhandarkar, D.P., Analysis of Memory Interference in Multiprocessors, IEEE Trans. Comp, C-24(9), Sept 1975.

Das, S.K. & Sen, S.K., Analysis of Memory Interference in Buffered Multiprocessor Systems in Presence of Hot Spots and Favorite Memories, Proceedings of the 10th International Parallel Processing Symposium, pp.281-285, Apr 1996.

Mudge, T.N., Al-Sadoun, H.B. & Makrucki, B.A., Memory-Interference Model for Multiprocessors based on Semi-Markov Processes, IEEE Proceedings on Computers and Digital Techniques, 134(4), pp. 203-214, July 1987.

Naderi, M., Modelling and Performance Evaluation of Multiprocessors, Organizations with Multi-Memory Units, SIGARCH Comput. Archit. News, 16(5), pp. 35-51, Dec 1988.

Sethi, A.S. & Deo, N., Interference in Multiprocessor Systems with Localized Memory Access Probabilities, IEEE Transactions on Computers, C-28(2), pp. 157-163, Feb 1979.

Paul, J.M. & Mickle, M.H., Multiprocessor Shared Memory Access and Rewards, Journal of the Franklin Institute, 335(4), pp. 629-641, May 1998.

Isaacson, D.L. & Madsen, R.W., Markov Chains Theory and Applications, New York, United States, Wiley, 1976.

Reijns, G.L. & van Gemund, J.C., Analysis of a Shared-Memory Multiprocessor via a Novel Queuing Model, J. Syst. Archit.(Netherlands), 45(14), pp.1189-1193, July 1999.

Rosenblatt, M., Markov Processes: Structure and Asymptotic Behavior, New York, United States: Springer-Verlag, 1971.

Georgiadis, L. & Szpankowski, W., Stability of Token Passing Rings, Queueing Syst. Theory Appl., 11(1-2), pp. 7-33, Jul 1992.

Xilinx Inc., Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet, DS083 V4.7, Nov. 2007.

Xilinx Inc., Xilinx University Program Virtex-II Pro Development System-Hardware Reference Manual, UG069 V1.1, Apr 2008.

Xilinx Inc., MicroBlaze Processor Reference Guide, UG081 V9.0, 2008.

Hu, T.C., Parallel Sequencing and Assembly Line Problems, Operations Research, 9(6), pp.841-848, 1961.



  • There are currently no refbacks.

Contact Information:


Center for Research and Community Services (CRCS) Building Floor 7th, 
Jl. Ganesha No. 10 Bandung 40132, Indonesia,

Tel. +62-22-86010080,

Fax.: +62-22-86010051;