(1)
Putra, R. V. W.; Adiono, T. VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm. J. ICT Res. Appl. 2016, 10, 57-75.