PUTRA, R. V. W.; ADIONO, T. VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm. Journal of ICT Research and Applications, v. 10, n. 1, p. 57-75, 1 Jun. 2016.