Putra, Rachmad Vidya Wicaksana, and Trio Adiono. 2016. “VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm”. Journal of ICT Research and Applications 10 (1):57-75. https://doi.org/10.5614/itbj.ict.res.appl.2016.10.1.5.