Putra, R. V. W. and Adiono, T. (2016) “VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm”, Journal of ICT Research and Applications, 10(1), pp. 57-75. doi: 10.5614/itbj.ict.res.appl.2016.10.1.5.