R. V. W. Putra and T. Adiono, “VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm”, J. ICT Res. Appl., vol. 10, no. 1, pp. 57-75, Jun. 2016.