Putra, R. V. W., and T. Adiono. “VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm”. Journal of ICT Research and Applications, vol. 10, no. 1, June 2016, pp. 57-75, doi:10.5614/itbj.ict.res.appl.2016.10.1.5.