Putra, Rachmad Vidya Wicaksana, and Trio Adiono. “VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm”. Journal of ICT Research and Applications 10, no. 1 (June 1, 2016): 57-75. Accessed February 19, 2025. https://journals.itb.ac.id/index.php/jictra/article/view/1351.