1.
Putra RVW, Adiono T. VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm. J. ICT Res. Appl. [Internet]. 2016Jun.1 [cited 2025Feb.19];10(1):57-75. Available from: https://journals.itb.ac.id/index.php/jictra/article/view/1351