A Hardware Architecture of a Counter-Based Entropy Coder
DOI:
https://doi.org/10.5614/itbj.eng.sci.2012.44.1.3Abstract
This paper describes a hardware architectural design of a real-time counter based entropy coder at a register transfer level (RTL) computing model. The architecture is based on a lossless compressionalgorithm called Rice coding, which is optimal for an entropy range of bits per sample. The architecture incorporates a word-splitting scheme to extend the entropy coverage into a range of bits per sample. We have designed a data structure in a form of independent code blocks, allowing more robust compressed bitstream. The design focuses on an RTL computing model and architecture, utilizing 8-bit buffers, adders, registers, loader-shifters, select-logics, down-counters, up-counters, and multiplexers. We have validated the architecture (both the encoder and the decoder) in a coprocessor for 8 bits/sample data on an FPGA Xilinx XC4005, utilizing 61% of F&G-CLBs, 34% H-CLBs, 32% FF-CLBs, and 68% IO resources. On this FPGA implementation, the encoder and decoder can achieve 1.74 Mbits/s and 2.91 Mbits/s throughputs, respectively. The architecture allows pipelining, resulting in potentially maximum encoding throughput of 200 Mbit/s on typical real-time TTL implementations. In addition, it uses a minimum number of register elements. As a result, this architecture can result in low cost, low energy consumption and reduced silicon area realizations.
Downloads
References
Langi, A.Z.R., Review of Data Compression Methods and Algorithms, Technical Report, DSP-RTG-2010-9, Institut Teknologi Bandung, September 2010.
Rice, R.F., Some Practical Universal Noiseless Coding Techniques, Part III, Module PSI-14,k+, JPL Publication 91-3, NASA, JPL California Institute of Technology, p. 124, November 1991.
CCSDS, Image Data Compression, Recommended Standard CCSDS 122.0-B-1, Consultative Committee for Space Data Systems, November 2005. (available at http://public.ccsds.org, accessed 4 March 2011)
Langi, A.Z.R., Lossless Compression Performance of a Simple Counter-Based Entropy Coder, ITB Journal of Information and Communication Technology, 5(3), pp. 177-188, 2011.
Langi, A.Z.R., An FPGA Implementation of a Simple Lossless Data Compression Coprocessor, Proc. International Conference on Electrical Engineering and Informatics (ICEEI) 2011, Bandung, July 2011.
Langi, A.Z.R. & Kinsner, W., Wavelet Compression for Image Transmission through Bandlimited Channels, ARRL QEX Experimenters's Echange, (ISSN: 0886-8093, USPS 011-424), 151, pp. 12-21, September 1994.
Bradley, J.N. & Brislawn, C.N., The Wavelet/Scalar Quantization Compression Standard for Digital Fingerprint Images, Proc. IEEE Int. Symp. Circuits and Systems, London, May 3-June 2, 1994.
Cui, W., New LZW Data Compression Algorithm and Its FPGA implementation, Proc. 26th Picture Coding Symposium (PCS 2007), November 2007.
Heliontech.com, Compression Systems, (available at http://www. heliontech.com/comp_sys.htm, accessed August 24, 2011).
Jilani, S.A.K. & Sattar, S.A., JPEG Image Compression Using FPGA With Artificial Neural Networks, IACSIT International Journal of Engineering and Technology, 2(3), p 252-257, June 2010.
Kingh, S.N., Kumar, J., Rajan, R. & Panigrahi, S., Hardware Image Compression with FPGA" , ACEEE International Journal of Recent Trends in Engineering, Academy Publisher, 12(8), pp. 33-35, November 2009.
Venbrux, J., Yeh, P.-S. & Liu, M.N., A VLSI Chip Set for High-Speed Lossless Data Compression, IEEE Transactions on Circuits and Systems for Video Technology, 2(4), pp. 381-391, December 1992.
