Low-voltage Low-power Bulk-driven CMOS Op-Amp Using Negative Miller Compensation for ECG

Authors

  • Muhaned Zaidi Al-Manara College for Medical Sciences, Missan, Iraq

DOI:

https://doi.org/10.5614/j.eng.technol.sci.2022.54.5.10

Keywords:

bulk-driven, ECG, low power, Miller compensation, negative Miller compensation, op-amp, unity gain frequency

Abstract

Two bulk-driven CMOS (Complementary Metal Oxide Semiconductor) operational amplifier (op-amp) designs for electrocardiogram (ECG) application are presented and compared in this paper. Both op-amps are based on two-stage amplification, where bulk-driven differential input is the first stage, while additional DC gain is the second stage. Different compensation techniques were integrated in each op-amp design. Standard Miller compensation was used for the first op-amp parallel with the second stage. The novelty of the second op-amp is that it utilizes negative Miller compensation between the bulk-driven input node and the output node of the first stag, while standard Miller compensation was used in the second stage. The purpose of this work was to compare DC gain, phase margin (PM) and unit gain frequency (UGF) obtained through different simulated compensation strategies and test results. The op-amps were simulated using 0.25 ?m CMOS technology. The simulation results are presented using the standard model libraries from Tanner EDA tools, operating on a single rail +0.8V power supply.

Downloads

Download data is not yet available.

References

Nashirul Haq, I., Kurniadi, D., Leksono, E., Yuliarto, B. & Soelami, F., Performance Analysis of Energy Storage in Smart Microgrid Based on Historical Data of Individual Battery Temperature and Voltage Changes. Journal of Engineering and Technological Sciences, 51, pp. 149-169, 2019. DOI: 10.5614/j.eng.technol.sci.2019.51.2.1.

Fariborzi, H., Moghavvemi, M. & Mehrkanoon, S., Design of a Low-power Microcontroller-based Wireless ECG Monitoring System. in 2007 5th Student Conference on Research and Development, 2007. DOI: 10.1109/SCORED.2007.4451383.

Ahamed, M.A., Hasan, M.K. & Alam, M.S., Design and Implementation of Low-cost ECG Monitoring System for the Patient Using Smartphone in 2015 International Conference on Electrical & Electronic Engineering (ICEEE), 2015. DOI: 10.1109/CEEE.2015.7428272.

Wang, K., Ma, S., Feng, J., Zhang, W., Fan, M. & Zhao, D., Design of ECG Signal Acquisition System Based on DSP, Procedia Engineering, 29, pp. 3763-3767, 2012. DOI: 10.1016/j.proeng.2012.01.567.

Egila, M.G., El-Moursy, M.A. & El-Hennawy, A.E., FPGA-based Electrocardiography (ECG) Signal Analysis System Using Least-Square Linear Phase Finite Impulse Response (FIR) Filter, Journal of Electrical Systems and Information Technology, 3(3), pp. 513-526, 2016. DOI: 10.1016/j.jesit.2015.07.001.

Dubey, A.K., Srivastava, P. & Pattanaik, M., Efficient Technique to Reduce Power Dissipation of Op-Amps at High Speed, in 2015 International Conference on Robotics, Automation, Control and Embedded Systems (RACE), 2015. DOI:10.1109/RACE.2015.7097292.

Zaidi, M., Grout, I. & A?ain,, A.K. Programmable Gain and Bandwidth Op-Amp Using Controllable Input Stage Tail Current, in 2018 International Electrical Engineering Congress (iEECON), 2018. DOI: 10.1109/IEECON.2018.8712233.

Gupta, A., Chandrawat, U. B. S., Mishra, D. K., Khatri, R. & Jain, P., A Two Stage and Three Stage CMOS OPAMP with Fast Settling, High DC Gain and Low Power Designed in 180nm Technology, in 2010 International Conference on Computer Information Systems and Industrial Management Applications (CISIM), 2010. DOI: 10.1109/CISIM.2010.5643497.

Jahangir, M.Z. & C.S. Paidimarry, Design of Programmable Op-Amps with Minimized DC Variations at Output, in 2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), 2013. DOI: 10.1109/PrimeAsia.2013.6731190.

Akbari, M. & Hashemipour, O., A 63-dB Gain OTA Operating in Subthreshold with 20-nW Power Consumption, International Journal of Circuit Theory and Applications, 45(6), pp. 843-850, 2016. DOI:10.1002/cta.2248.

Zaidi, M., Design and Evaluation of High-Speed Operational Amplifier Designs Using the Negative Miller Capacitance Design Technique, 2018.

Dahono, P., Amirudin, D., Rizqiawan, A. & Deni, D., Analysis of Input and Output Ripples of PWM AC Choppers, ITB Journal of Engineering Science, 40, pp. 91-109, 2008. DOI: 10.5614/itbj.eng.sci.2008.40.2.2.

Arici, I.S. & Gcen, D., The Effects of Direct and Indirect Compensation Techniques on the Specifications of Operational Amplifiers, in 2019 27th Signal Processing and Communications Applications Conference (SIU). 2019.

Zaidi, M., Grout, I. & A?ain, A.K.. Evaluation of Compensation Techniques for CMOS Operational Amplifier Design, in 2018 International Conference on IC Design & Technology (ICICDT), 2018. DOI: 10.1109/ICICDT.2018.8399722.

Rak, M., Stopjakova, V. & Arbet, D., Design Techniques for Low-Voltage Analog Integrated Circuits, Journal of Electrical Engineering, 68(4), No. 245-255, 2017. DOI: 10.1515/jee-2017-0036.

Syahriar, A., Wulandari, P., Lubis, A., Wigajatri, R., Gandana, D & Mujadin, A., The Method of Lines Analysis of TE Mode Propagation in Silica based Optical Directional Couplers, Journal of Engineering and Technological Sciences, 53, 210302, 2021. DOI: 10.5614/j.eng.technol.sci.2021.53.3.2.

Tai, C.-F., Lai, J.-L. & Chen, R.-J., Using Bulk-driven Technology Operate in Subthreshold Region to Design a Low Voltage and Low Current Operational Amplifier, pp. 1-5, 2006.

Masoom, A. & Hadidi, K., A 1.5-V, Constant-Gm, Rail-to-Rail Input Stage Operational Amplifier. in 2006 13th IEEE International Conference on Electronics, Circuits and Systems, 2006. DOI: 10.1109/ICECS.2006.379868.

Ghaemnia, A. & Hashemipour, O., An Ultra-low Power High Gain CMOS OTA for Biomedical Applications, Analog Integrated Circuits and Signal Processing, 99(3), pp. 529-537, 2019. DOI:10.1007/s10470-019-01438-6.

Akbari, M. & Hashemipour, O., Enhancing Transconductance of Ultra-low-Power Two-Stage Folded Cascode OTA, Electronics Letters, 50, pp. 1514-1516, 2014. DOI:10.1049/el.2014.2399.

Abdulaziz, M., Tmen, M. & Sjand, H., A Compensation Technique for Two-stage Differential OTAs, IEEE Transactions on Circuits and Systems II: Express Briefs, 61(8), pp. 594-598, 2014. DOI: 10.1109/TCSII.2014.2327475.

Kim, H., Park, Y., Yang, H. & Kim, S., A Constant Bandwidth Switched-Capacitor Programmable-Gain Amplifier Utilizing Adaptive Miller Compensation Technique, in 2017 30th IEEE International System-on-Chip Conference (SOCC), 2017. DOI:10.1109/SOCC.2017.8226051

Hurst, P.J., Lewis, S.H., Keane, J.P., Aram, F. & Dyer, K.C., Miller Compensation Using Current Buffers in Fully Differential CMOS Two-stage Operational Amplifiers, IEEE Transactions on Circuits and Systems I: Regular Papers, 51(2), pp. 275-285, 2004. DOI: 10.1109/TCSI.2003.820254.

Razavi, B., Design of Analog CMOS Integrated Circuits, McGraw-Hill, Inc. 704, 2001.

Nagulapalli, R., Hayatleh, K., Barker, S., Zourob, S., Yassine, N. & Kumar, B.N., A Technique to Reduce the Capacitor Size in Two Stage Miller Compensated Opamp, in 2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT), 2018. DOI:10.1109/ICCCNT.2018.8493494

Genz, A.P., Operational Amplifier Bandwidth Extension Using Negative Capacitance Generation, 2006.

Khateb, F., Bay, S., Dabbous, A. & Vlassis S., A Survey of Non-conventional Techniques for Low-voltage Low-power Analog Circuit Design, Radioengineering, 2013, 22.

Raikos, G. & S. Vlassis, 0.8 V Bulk-driven Operational Amplifier, Analog Integrated Circuits and Signal Processing, 63(3), pp. 425-432, 2010. DOI:10.1007/s10470-009-9425-4.

Tang, N., Hong, W., Kim, J., Yang, Y. & Heo, D., A Sub-1-V Bulk-Driven Opamp with an Effective Transconductance-Stabilizing Technique, IEEE Transactions on Circuits and Systems II: Express Briefs, 62(11), pp. 1018-1022, 2015. DOI:10.1109/TCSII.2015.2455471.

Carrillo, J.M., Torelli, G., Valverde, R.P.-A. & Duque-Carrillo, J.F., 1-V Rail-to-Rail CMOS OpAmp With Improved Bulk-Driven Input Stage, IEEE Journal of Solid-State Circuits, 42(3), pp. 508-517, 2007. DOI:10.1109/JSSC.2006.891717.

Chatterjee, S., Tsividis, Y. & Kinget, P., 0.5-V Analog Circuit Techniques and Their Application in OTA and Filter Design, IEEE Journal of Solid-State Circuits, 40(12), pp. 2373-2387, 2005. DOI:10.1109/JSSC.2005.56280

Rosenfeld, J., Kozak, M. & Friedman, E.G., A Bulk-driven CMOS OTA with 68 dB DC Gain, in Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004.

Downloads

Published

2022-09-15

How to Cite

Zaidi, M. (2022). Low-voltage Low-power Bulk-driven CMOS Op-Amp Using Negative Miller Compensation for ECG. Journal of Engineering and Technological Sciences, 54(5), 220510. https://doi.org/10.5614/j.eng.technol.sci.2022.54.5.10

Issue

Section

Articles