A Subthreshold Biased CMOS Ring Oscillator Model Design in 180-nm Process

Authors

  • Vincius Henrique Geraldo Correa Institute of Sciences and Technology, Federal University of Itajuba ? Campus Itabira, Itabira-MG, 35903087, Brazil
  • Rodrigo Aparecido da Silva Braga Institute of Sciences and Technology, Federal University of Itajuba ? Campus Itabira, Itabira-MG, 35903087, Brazil
  • Dean Bicudo Karolak Institute of Sciences and Technology, Federal University of Itajuba ? Campus Itabira, Itabira-MG, 35903087, Brazil
  • Fernanda Rodrigues Silva Institute of Sciences and Technology, Federal University of Itajuba ? Campus Itabira, Itabira-MG, 35903087, Brazil

DOI:

https://doi.org/10.5614/itbj.ict.res.appl.2023.17.2.1

Keywords:

CMOS, halo-implanted channels, low power integrated circuits, ring oscillators, weak inversion operation

Abstract

In this paper, a 180-nm CMOS ring oscillator design, made with halo-implanted transistors and operating in the weak inversion region, is proposed, based on an undergraduate integrated circuit design course methodology for building logic gates and comparing simulated results with reviewed literature data. Halo-implanted channel transistors have a steeper and less distorted voltage characteristic curve compared to uniformly doped channel ones, which makes them a more appropriate option when designing asynchronous digital integrated circuits aimed at low bias and low power. Three gate models were created using weak inversion and pull-up and pull-down networks made with halo-implanted transistors. The results of the study and simulation of the three inverter digital gate topologies showed that the NOT inverter model, as expected, had a higher frequency than the NAND and NOR inverter models. The ring oscillators made with the NOT inverter came up with an 8.25-MHz switching frequency as well as a dynamic power close to 270 nW. A comparison with other ring oscillators from previous studies is also shown.

Downloads

Download data is not yet available.

References

Croon, J.A., Sansen, W.M. & Maes, H.E., Matching Properties of Deep Sub-Micron MOS Transistors. Springer, 2005.

Bin Mohd Mokhtar, H., Bin Zoolfakar, A.S. & Binti Hashim, H., Comparison between Inverter and Differential Amplifier as 0.35?m Ring Oscillator Vehicle, in 2008 IEEE Conference on Innovative Technologies in Intelligent Systems and Industrial Applications, IEEE, pp. 116?118, 2008.

Fahs, B., Ali-Ahmad, W.Y. & Gamand, P., A Two-Stage Ring Oscillator in 0.13-?m CMOS for UWB Impulse Radio, IEEE Transactions on Microwave Theory and Techniques, 57(5), pp. 1074-1082, 2009.

Razavi, B., A 2-GHz 1.6-mW Phase-locked loop, IEEE Journal of Solid-State Circuits, 32(5), pp. 730-735, 1997.

Djahanshahi, H., Saniei, N., Voinigescu, S.P., Malikpaard, M. & Salama, C.A.T., A 20-GHz INP-HBT Voltage-Controlled Oscillator with Wide Frequency Tuning range, IEEE Transactions on Microwave Theory and Techniques, 49(9), pp. 1566-1572, 2001.

Nyathi, J. & Bero, B., Logic Circuits Operating in Subthreshold Voltages, in Proceedings of the 2006 International Symposium on Low Power Electronics and Design, pp. 131-134, 2006.

Kod?tek, F. & Lencz, R., A Design of Ring Oscillator Based PUF on FPGA, in 2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems. IEEE, pp. 37-42, 2015.

Franco, J.J.L., Boemo, E., Castillo, E. & Parrilla, L., Ring Oscillators as Thermal Sensors in FPGAs: Experiments in Low Voltage, in 2010 VI Southern Programmable Logic Conference (SPL), IEEE, pp. 133-137, 2010.

Gag, M., Wegner T., Waschki, A. & Timmermann, D., Temperature and On-Chip Crosstalk Measurement Using Ring Oscillators in FPGA, in 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS). IEEE, pp. 201-204, 2012.

Pons M., Mler, C.T., Ruffieux, D., Nagel, J.L., Emery, S., Burg, A., Tanahashi, S., Tanaka, Y. & Takeuchi, A., A 0.5 v 2.5?W/MHz Micro-Controller with Analog-Assisted Adaptive Body Bias PVT Compensation with 3.13 Nw/Kb SRAM Retention in 55nm Deeply-depleted Channel CMOS, in 2019 IEEE Custom Integrated Circuits Conference (CICC). IEEE, pp. 1-4, 2019.

Coustans, M., Krummenacher, F., Kayal, M. & Terrier, C., A nA Crystal-Less Oscillator for Internet of Things, in 2016 MIXDES ? 23rd International Conference Mixed Design of Integrated Circuits and Systems, IEEE, pp. 136-139, 2016.

Labb B., Fan, P., Achuthan, T., Prabhat, P., Knight, G.P. & Myers, J., A Supply Voltage Control Method for Performance Guaranteed Ultra-Low-Power Microcontroller, IEEE Journal of Solid-State Circuits, 2020.

Kitchener, J.A., Subthreshold and Near-threshold Techniques for Ultra-low Power CMOS Design, PhD Dissertation, School of Electrical and Electronic Engineering, Faculty of Engineering, Computer and Mathematical Sciences, The University of Adelaide, Adelaide, 2015.

Roy, A.S., Mudanai, S.P. & Stettler, M., Mechanism of Long-channel Drain-induced Barrier Lowering in Halo MOSFETs, IEEE Transactions Devices, 58(4), pp. 979-984, 2011.

Swanson, R.M. & Meindl, J.D., Ion-Implanted Complementary MOS Transistors in Low-Voltage Circuits, IEEE Journal of Solid-State Circuits, 7(2), pp. 146-153, 1972.

Alioto, M., Understanding DC Behavior of Subthreshold CMOS Logic Through Closed-Form Analysis, IEEE Transactions on Circuits and Systems I: Regular Papers, 57(7), pp. 1597-1607, 2010.

Niiyama, T., Piao, Z., Ishida, K., Murakata, M., Takamiya, M. & Sakurai, T., Increasing Minimum Operating Voltage (VDDmin) with Number of CMOS Logic Gates and Experimental Verification with Up to 1 Mega-Stage Ring Oscillators, in Proceedings of the 2008 International Symposium on Low Power Electronics & Design, pp. 117-122, 2008.

Walunj, R.A., Pable, S.D. & Kharate, G.K., Design of Robust Ultra-low Power CMOS Voltage Controlled Ring Oscillator with Enhanced Performance, in 2018 International Conference on Advances in Communication and Computing Technology (ICACCT), IEEE, pp. 235-239, 2018.

Tsividis, Y. & McAndrew, C., Operation and Modeling of the MOS Transistor, Oxford Univ. Press, 2011.

Vittoz, E. & Fellrath, J., CMOS Analog Integrated Circuits Based on Weak Inversion Operations, IEEE Journal of Solid-State Vircuits, 12(3), pp. 224-231, 1977.

Ferreira, L.H. & Sonkusale, S.R., A 60-Db gain OTA operating at 0.25-V power supply in 130-nm digital CMOS process, IEEE Transactions on Circuits and Systems I: Regular Papers, 61(6), pp. 1609-1617, 2014.

Braga, R.A., Ferreira, L.H., Coletta, G.D. & Dutra, O.O., A 0.25-v Calibration-Less Inverter-Based OTA for Low-Frequency Gm-C Applications, Microelectronics Journal, 83, pp. 62-72, 2019.

Sedra, A. & Smith, K., Microelectronic Circuits, ed. 7, Oxford University Press, 2015.

Sheu, M.-L., Tiao, Y.-S. & Taso, L.-J., A 1-V 4-GHz Wide Tuning Range Voltage-Controlled Ring Oscillator in 0.18?m CMOS, Microelectronics Journal, 42(6), pp. 897-902, 2011.

Gargouri, N., Sakka, Z., Issa, D. B., Kachouri, A. & Samet M., A 4GHz Temperature Compensated CMOS Ring Oscillator for Impulse Radio UWB, in 2016 7th International Conference on Sciences of Electronics, Technologies of Information and Telecommunications (SETIT), IEEE, pp. 71-75, 2016.

Agarwal, H., Gupta, C., Dey, S., Khandelwal, S., Hu, C. & Chauhan, Y. S., Anomalous Transconductance in Long Channel Halo Implanted MOSFETs: Analysis and Modeling, IEEE Transactions on Electron Devices, 64(2), pp. 376-383, 2017.

Downloads

Published

2023-08-31

How to Cite

Correa, V. H. G. ., Braga, R. A. da S., Karolak, D. B. ., & Silva, F. R. (2023). A Subthreshold Biased CMOS Ring Oscillator Model Design in 180-nm Process. Journal of ICT Research and Applications, 17(2), 135-150. https://doi.org/10.5614/itbj.ict.res.appl.2023.17.2.1

Issue

Section

Articles